



FEATURES

- Sampling Rate from 1 kHz to 1 MHz
- Very Low Power CMOS - 100 mW (max)
- Interface to any Input Range between GND and V_{DD}
- No Sample/Hold needed for Input Signals Less Than 10 KHz
- Single Power Supply (4 to 6.5 Volts)
- TTL Compatible Tri-State Outputs
- Latch-Up Free CMOS Technology
- 2000 V ESD Protection
- CDIP & PDIP Packages Available
- Not Recommended for New Design – See MP7695

BENEFITS

- Reduced External Parts, No Sample/Hold Needed
- Suitable for Battery & Power Critical Applications
- Designer Can Adapt Input Range & Scaling

APPLICATIONS

- Low Power A/D Applications
- High Resolution Imaging
- Multiplexed Data Acquisition
- Radar Pulse Analysis

3

GENERAL DESCRIPTION

The MP7685 is a 11-bit monolithic CMOS analog-to-digital converter designed for precision applications demanding *Low Power Consumption*. The input architecture of the MP7685 allows direct interface to any analog input range between GND and V_{DD} (0 to 2 V, 1 to 4 V, 0 to 5 V, etc.). The user simply sets V_{REF(+)} and V_{REF(-)} to encompass the desired input range.


The Micro Power Systems' MP7685 uses a two-step flash technique. The first segment converts the 5 MSBs and consists of 31 autobalanced comparators, latches, an encoder, and

buffer storage registers. The second segment converts the remaining 6 LSBs.

With 100 mW power dissipation, the MP7685 achieves its excellent performance due to the inherent high speed of our proprietary 2 Micron CMOS Process.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7685 is available in Plastic and Ceramic dual-in-line packages.


SIMPLIFIED BLOCK AND TIMING DIAGRAM



ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (\pm LSBs)	INL (\pm LSBs)
Plastic Dip	-40 to +85°C	MP7685JN	2 1/4	2 1/4
Ceramic Dip	-40 to +85°C	MP7685JD	2 1/4	2 1/4
Ceramic Dip	-40 to +85°C	MP7685KD	2 1/4	2 1/4
Ceramic Dip	-55 to +125°C	MP7685SD	2 1/4	2 1/4
Ceramic Dip	-55 to +125°C	MP7685SD/883	2 1/4	2 1/4
Ceramic Dip	-55 to +125°C	MP7685TD	2 1/4	2 1/4
Ceramic Dip	-55 to +125°C	MP7685TD/883	2 1/4	2 1/4

PIN CONFIGURATION



40 Pin CDIP, PDIP (0.600")

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DVDD	Digital Power Supply
2	PHASE	Sampling Phase Control
3	CLK	Clock Input
4	OE2	Chip Output Enable
5	OE1	Chip Output Enable
6	N/C	No Connection
7	DGND	Digital Ground
8	DVDD	Digital Power Supply
9	AGND	Analog Ground
10	AVDD	Analog Power Supply
11	VREF(+)	Reference Voltage (+) Supply
12	VREF(-)	Reference Voltage (-) Supply
13	N/C	No Connection
14	R1	Ladder Tap 1
15	R2	Ladder Tap 2
16	R3	Ladder Tap 3
17	R4	Ladder Tap 4
18	R5	Ladder Tap 5
19	R6	Ladder Tap 6
20	R7	Ladder Tap 7
21	VIN	Analog Input
22	AGND	Analog Ground
23	AVDD	Analog Power Supply
24	AVDD	Analog Power Supply
25	AGND	Analog Ground
26	DGND	Digital Ground
27	DVDD	Digital Power Supply
28	DB0	Output Data Bit 0 (LSB)
29	DB1	Output Data Bit 1
30	DB2	Output Data Bit 2
31	DB3	Output Data Bit 3
32	DB4	Output Data Bit 4
33	DB5	Output Data Bit 5
34	DB6	Output Data Bit 6
35	DB7	Output Data Bit 7
36	DB8	Output Data Bit 8
37	DB9	Output Data Bit 9
38	DB10	Output Data Bit 10 (MSB)
39	OFW	Output Overflow Bit
40	DGND	Digital Ground



ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: AVDD = DVDD = 5 V, Fs = 1.0 MHz (50% Duty Cycle), VREF(+) = 4.1, VREF(-) = GND, TA = 25°C

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
KEY FEATURES								
Resolution		11			11		Bits	
Sampling Rate	Fs	0.001		1	0.001	1	MHz	
ACCURACY (J, S Grades) (1)								
Differential Non-Linearity	DNL			±2		±2 1/4	LSB	Fs = 0.5 MHz Best Fit Line (Max INL - Min INL) / 2
Integral Non-Linearity	INL			±2		±2 1/4	LSB	
ACCURACY (K, T Grades) (1)								
Differential Non-Linearity	DNL			±2		±2 1/4	LSB	Fs = 1 MHz Best Fit Line (Max INL - Min INL) / 2
Integral Non-Linearity	INL			±2		±2 1/4	LSB	
REFERENCE VOLTAGES								
Positive Ref. Voltage (2)	VREF(+)			VDD		VDD	V	
Negative Ref. Voltage	VREF(-)	GND			GND		V	
Ladder Resistance	RL	1		3	0.7	3.9	KΩ	
Ladder Temp. Coefficient (3)	RTCO					3000	ppm/°C	
ANALOG INPUT (3)								
Input Voltage Range	VIN	VREF(-)		VREF(+)	VREF(-)	VREF(+)	V p-p	
Input Impedance	ZIN		10				MΩ	
Input Capacitance (4)	CINA		60				pF	
Aperture Delay (5)	tAP		50				ns	
Aperture Uncertainty (Jitter)	tAJ		31				ps	
DIGITAL INPUTS								
Logical "1" Voltage	VH	3.5			3.5		V	VIN=GND to VDD
Logical "0" Voltage	VL			1.5		1.5	V	
Leakage Currents (6)								
CLK	IN			±100	-150	150	μA	
PHASE		-1		75	-1	100	μA	
OE2		-75		1	-100	1	μA	
OE1		-1		75	-1	100	μA	
Input Capacitance (3)	CIND		5				pF	
Clock Timing (See Figure 1.)								
Clock Period	ts	1			1		μs	
Duty Cycle			50				%	
Rise Time (5)	tr			10			ns	
Fall Time (5)	tf			10			ns	

3

ELECTRICAL CHARACTERISTICS TABLE CONT'D

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
DIGITAL OUTPUTS								
Logical "1" Voltage	V _{OH}	4.6					V	C _{OUT} =15 pF I _{LOAD} = -1.0 mA I _{LOAD} = 1.0 mA V _{OUT} =GND to V _{DD}
Logical "0" Voltage	V _{OL}			0.3			V	
Tristate Leakage	I _{OZ}				±1		±11 μA	
Data Hold Time (See Figure 1.) (3)	t _{HLD}		50				ns	
Data Valid Delay (3)	t _{DL}		66				ns	
Data Enable Delay (3)	t _{DEN}		40				ns	
Data Tristate Delay (3)	t _{DHZ}		40				ns	
POWER SUPPLIES (7, 8)								
Operating Voltage (AV _{DD} , DV _{DD})	(3) V _{DD}	4	5	6			V	
Current (AV _{DD} + DV _{DD})	I _{DD}			20		30	mA	

NOTES

- Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/2048) is the DNL error (Figure 3). The INL error is the maximum distance (in LSB's) from the best fit line to any transition voltage (Figure 4). Accuracy is a function of the sampling rate (Fs).
- For best results it is recommended that the reference voltage be limited to (V_{DD} - .5 V) maximum.
- Guaranteed. Not tested.
- See V_{IN} input equivalent circuit (Figure 5). Switched capacitor analog input requires driver with low output resistance.
- Condition to meet aperture delay specifications (t_{AP}, t_{AJ}). Actual rise/fall time can be less stringent with no loss of accuracy.
- All digital inputs have protection diodes to V_{DD} and GND. Phase and OE1 have internal pull down resistors; OE2 has internal pull up resistors. Input DC currents will not exceed specified limits for any input voltage between GND and V_{DD}.
- DV_{DD} and AV_{DD} are connected through the silicon substrate. Connect together at the package and to the analog supply.
- AV_{DD} should be tied to DV_{DD} at the package, DGND should be tied to AGND at the package.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} (to GND)	+7 V	Storage Temperature	-65 to +150°C
V _{REF(+)} & V _{REF(-)}	GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering 10 seconds)	+300°C
V _{IN}	GND -0.5 to V _{DD} +0.5 V	Package Power Dissipation Rating to 75°C	
All Inputs	GND -0.5 to V _{DD} +0.5 V	CDIP, PDIP	1500mW
All Outputs	GND -0.5 to V _{DD} +0.5 V	Derates above 75°C	20mW/°C

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.




Figure 1. MP7685 Timing Diagram




Figure 2. Output Enable/Disable Timing Diagram

3




Figure 3. DNL Measurement On Production Tester




Figure 4. INL Error Calculation (Exaggerated for Visualization)




Figure 5. Analog Input Equivalent Circuit

THEORY OF OPERATION

Analog-to-Digital Conversion

The MP7685 converts analog voltages into 2048 digital codes by encoding the outputs of 31 coarse and 67 fine comparators. Digital logic is used to generate the overflow bit. The conversion is synchronous with the clock and it is accomplished in 2 clock periods.

The reference resistance ladder is a series of 2049 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relationships apply:

$$R_{REF} = 2048 * R \quad V_{REF} = V_{REF(+)} - V_{REF(-)} = 2048 * LSB$$




Figure 6. MP7685 Comparators

The clock signal generates the two internal phases, ϕ_B and ϕ_S (See Figure 6). When the phase pin is low, the rising edge of the CLK input marks the end of the sampling phase (ϕ_S). Internal delay of the clock circuitry will delay the actual instant when ϕ_S disconnects V_{IN} from the comparators. This delay is called aperture delay (t_{AP}).

The coarse comparators make the first pass conversion and selects a ladder range for the fine comparators. The fine comparators are connected to the selected range during the next ϕ_B phase.

Accuracy of Conversion: DNL and INL

The transfer function for an ideal A/D converter is shown in Figure 7.




Figure 7. Ideal A/D Transfer Function

The overflow transition (V_{OFW}) takes place at:

$$V_{IN} = V_{OFW} = V_{REF(+)} - 0.5 * LSB$$

The first and the last transitions for the data bits take place at:

$$V_{IN} = V_{001} = V_{REF(-)} + 0.5 * LSB$$

$$V_{IN} = V_{7FF} = V_{REF(+)} - 1.5 * LSB$$

$$LSB = V_{REF} / 2048 = (V_{7FF} - V_{001}) / 2048$$

Note that the overflow transition is a flag and has no impact on the data bits.




Figure 8. Real A/D Transfer Curve

In a "real" converter the code-to-code transitions do not fall exactly every $V_{REF}/2048$ volts.

A positive DNL (Differential-Non-Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are within the stated value. A specification of Max DNL = ± 0.5 LSB means that all code widths are within 0.5 and 1.5 LSB. If $V_{REF} = 4.608$ V then 1 LSB = 2.25 mV and every code width is within 1.125 and 3.375 mV of the ideal code width.

The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) and zero and full scale errors (E_{Zs} , E_{Fs}) are:

$$DNL(001) = V_{002} - V_{001} - LSB$$

:::

$$DNL(7FE) = V_{7FF} - V_{7FE} - LSB$$

$$E_{Zs} \text{ (zero scale error)} = V_{7FF} - V_{REF(+)} + (1.5 * LSB) - V_{7FE}$$

$$E_{Zs} \text{ (zero scale error)} = V_{001} - V_{REF(-)} - (1.5 * LSB)$$



Figure 8. shows the zero scale and full scale error terms.

Figure 4. gives a visual definition of the INL error. The chart shows a 3 bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, a line is drawn parallel to the ideal transfer line. By definition the Best Fit Line makes equal the positive and the negative INL errors. INL max errors at -1 and +2 LSBs would have a best fit line INL errors of $(+2 - (-1)) / 2 = 1.5$ LSB.

Clock and Conversion Timing

A system will clock the MP7685 continuously or it will give clock pulses intermittently when a conversion is desired. The timing of Figure 9a shows normal operation, while the timing of Figure 9b keeps the MP7685 in balance and ready to sample the analog input.




Figure 9. Relationship of Data to Clock

Analog Input

The MP7685 has very flexible input range characteristics. The user may set $V_{REF(+)}$ and $V_{REF(-)}$ to two fixed voltages and then vary the input DC and AC levels to match the V_{REF} range. However, a more common use of this flexibility is to first design the analog circuitry and then adjust the reference voltages to include the analog input range. One advantage is that this approach may eliminate the need for external gain and offset adjust circuitry which may be required by fixed input range A/Ds. It is good design practice to proceed with these steps:

- 1) Estimate V_{REF} range.
- 2) Design analog circuitry.
- 3) Prototype analog circuitry and debug with ADC clocked.
- 4) Adjust V_{REF} range.

To guarantee optimization of the MP7685, the circuit driving the flash analog input must have good output drive capabilities (low resistance, high current).

Reference Voltages

The input/output relationship is a function of V_{REF} :

$$A_{IN} = V_{IN} - V_{REF(-)}$$

$$V_{REF} = V_{REF(+)} - V_{REF(-)}$$

$$DATA = 2048 * (A_{IN}/V_{REF})$$

for $V_{IN} > (V_{REF(+)} - 1 \text{ LSB})$, $DATA = 7FF$

A system can increase total gain by reducing V_{REF} .

Digital Interfaces

The logic encodes the outputs of the comparators into a binary code and latches the data in a D-type flip-flop for output. The input $\overline{OE1}$ and $OE2$ control the output buffers in an asynchronous mode.

$\overline{OE1}$	$OE2$	OFW	DB10 - DB0
1	1	Valid	High Z
0	1	Valid	Valid
X	0	High Z	High Z

Table 1. Output Enable Logic

The functional equivalent of the MP7685 (Figure 10.) is composed of:

- 1) Delay stage (t_{AP}) from the clock to the sampling phase (ϕ_s).
- 2) An ideal analog switch which samples V_{IN} .
- 3) An ideal A/D which tracks and converts V_{IN} with no delay.
- 4) A series of two DFF's with specified hold (t_{HLD}) and delay (t_{DL}) times.

t_{AP} , t_{HLD} and t_{DL} are specified in the Electrical Characteristics table.




Figure 10. MP7685 Functional Equivalent Circuit and Interface Timing

HARMONIC DISTORTION

